

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
20 September 2001 (20.09.2001)

PCT

(10) International Publication Number  
**WO 01/69655 A2**

- (51) International Patent Classification<sup>7</sup>: **H01L**
- (21) International Application Number: **PCT/GB01/01094**
- (22) International Filing Date: **13 March 2001 (13.03.2001)**
- (25) Filing Language: **English**
- (26) Publication Language: **English**
- (30) Priority Data:  
**0006142.4** **14 March 2000 (14.03.2000)** **GB**
- (71) Applicant (for all designated States except US): **ISIS INNOVATION LIMITED [GB/GB]**; Ewert House, Ewert Place, Summertown, Oxford OX2 7BZ. (GB).
- (72) Inventor; and
- (75) Inventor/Applicant (for US only): **GREGG, John, Francis [IE/GB]**; Magdalen College, Oxford OX1 4AU (GB).
- (74) Agent: **BOULT WADE TENNANT**; Verulam Gardens, 70 Gray's Inn Road, London WC1X 8BT (GB).

- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

**Published:**

— without international search report and to be republished upon receipt of that report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: **SPIN TRANSISTOR**

(57) Abstract: A spin transistor (10) comprises a spin injector (50) formed of a ferromagnetic material and constituting the emitter (20) of a three-terminal device, a spin filter (70) also formed of a ferromagnetic material and constituting a collector (40), and a semiconductor base (30) region. A tunnelling barrier (60) is formed of an insulating metal oxide such as aluminium oxide between the emitter (20) and the base (30). The tunnelling barrier (60) reduces the degree of spin depolarization as carriers are injected into the base (30), and permits selection of spin injection energy. In preferred embodiments, a second tunnelling barrier (80) may be formed between the base (30) and the collector (40). A method of manufacture is also provided.

WO 01/69655 A2

- 1 -

SPIN TRANSISTOR

This invention relates to a spin transistor.

Traditional silicon transistors, as is well  
5 known, operate through the movement of electrons and  
holes under the effect of an electric field. Until  
recently, the fact that some of the electrical  
carriers have a spin-up configuration and some a spin-  
down configuration, was ignored.

10 M. Johnson, in Science, 260, 320 (16 April 1993),  
described the first all metal transistor, known as a  
spin transistor or magnetic transistor. This device  
comprises a paramagnetic layer sandwiched between two  
outer ferromagnetic layers to make a trilayer  
15 structure. By connecting a terminal to each of the  
layers, a three-terminal giant magnetoresistive (GMR)  
device may be formed; by analogy with a traditional  
silicon transistor, the two outer ferromagnetic layers  
are referred to as the collector and emitter, and the  
20 paramagnetic layer is referred to as the base.

The device operates by pumping electrical current  
from the ferromagnetic emitter to the paramagnetic  
base, thus creating a spin accumulation (an excess of  
up-spin carriers over down-spin carriers or vice  
25 versa) in the paramagnetic material. The base can thus  
be thought of as suffering a divergence in the  
chemical potentials of the two spin channels (up-spin  
and down-spin). The collector current is then  
magnetically dependent.

30 The Johnson device has two major drawbacks.  
Firstly, in practice the transistor offers no power  
gain. Secondly, the signal amplitudes involved are  
very low (of the order of nanovolts).

More recent developments in the spin transistor  
35 have employed two Schottky diodes  
(silicon/metal stack/silicon), as described by  
D. Monsma et al. in Physics Review Letters 74, 5260;

- 2 -

1995.

This hybrid device exploits the rectifying properties of semiconductor junctions. The silicon outer layers act as emitter and collector respectively, whilst the intermediate layer (in fact a GMR multilayer) acts as the base. The transistor is biased to pass current from the (silicon) emitter to the GMR base and the magnetic configuration of the latter governs the ultimate collector current. In particular, the magnetic configuration of the base determines the scattering length within it, which in turn determines the number of charge carriers able to clear the base/collector Schottky barrier. Thus, the device acts as a three-terminal device analogous to a bipolar junction transistor but with the ratio of collector-to-emitter current, i.e. the current gain, being a function of externally applied magnetic field.

The Monsma device, whilst being an excellent magnetic field sensor, still suffers in comparison with traditional silicon transistors. Whilst the ratio of the collector current to base current ( $\beta$ ) varies by a large amount, the absolute value of  $\beta$  is less than unity (typically eight orders of magnitude less than a commercial bipolar junction transistor). The Monsma spin transistor has also proved difficult to manufacture commercially because of the need to use cold welding techniques to assemble the device.

WO97/41606 shows a device representing a further improvement to the above. Here, a spin transistor is described which exploits the behaviour of spin-polarized currents in the silicon itself. The spin transistor of WO97/41606 is essentially a three-terminal device with a silicon base, emitter and collector. The emitter includes a spin injector to inject a spin-polarized diffusion current into the silicon base, with a barrier layer employed between the base and a silicon collector. The barrier layer is

- 3 -

responsive to a magnetic field and acts to alter the base-collector current.

The device of WO97/41606 thus provides the benefits of a traditional transistor (large  $\beta$ ), because it is partly a silicon device and the carrier transport is thus diffusion-driven and not field-driven in the base. Nonetheless, the device has a degree of magnetic sensitivity because of the use of the barrier layer in combination with spin-polarized carriers. However, the device does still suffer a number of drawbacks. Firstly, the spin-polarized carriers are injected directly into a region where they are majority carriers, and this causes dilution of the spin such that a significant reduction in the number of spin-polarized carriers reaches the collector. Secondly, injecting from a magnetic region directly into silicon across an Ohmic or Schottky barrier causes a strong depolarizing effect, and it is believed that interface contamination or interdiffusion at the Ohmic contact may be one cause of this.

It is an object of the present invention to provide an improved spin transistor which at least alleviates these problems with the prior art.

According to a first aspect of the present invention, there is provided a spin transistor comprising a first region defining an emitter, a second region defining a semiconductor base, and a third region defining a collector, wherein: the emitter includes a spin polarizer for spin-polarizing charge carriers to be injected from the emitter to the base; and the collector includes a spin filter for spin-filtering charge carriers received at the collector from the base; characterised in that the emitter further includes a tunnelling barrier arranged to tunnel inject the spin-polarized charge carriers into the semiconductor base.

- 4 -

The use of a tunnelling barrier reduces the formation of silicides and other contaminants, since a silicon/insulator interface is formed, rather than a silicon/metal interface. Thus, there is a significant reduction in spin depolarization relative to the prior art. Moreover, the tunnelling barrier height and width may be readily varied, and this in turn allows the point of injection into the band - structure of the silicon base to be varied over a wide range whilst maintaining constant injection current density. The spin injection energy may then be selected so as to maximise the spin sensitivity of the spin transistor.

The collector may further include a second tunnelling barrier, Schottky barrier, Ohmic barrier or p-n semiconductor junction for removal of the spin-polarized carriers from the semiconductor base.

Preferably, the spin polarizer includes a spin asymmetric material to write the spin information to the charge carriers. The spin analyser may likewise include a spin asymmetric material to read the spin information imparted by the spin polarizer. The spin asymmetric material may, for example, be a ferromagnetic metal, such as cobalt. In this case, the magnetization of the spin polarizer relative to the spin analyser may be differentially switched by the application of an external magnetic field. This in turn modifies the transfer functions of the spin transistor. In that case, the coercive fields of the emitter and collector should differ. In the present case, the transfer functions may include the transconductance, defined as  $dI(n)/dV(m)$ , the current gain, defined as  $dI(n)/dI(m)$ , and voltage gain which is defined as  $dV(n)/dV(m)$ .  $n$  and  $m$  are defined as the first and second of a given pair of terminals in the device respectively. In the case of a three-terminal device,  $n$  and  $m$  represent the collector and base, collector and emitter, and base and emitter.

- 5 -

The spin transistor may include a further magnetic element incorporated into the base structure, to provide additional magnetic functionality. This potentially allows the transfer functions between more than one pair of ports to be magnetically dependent. The additional magnetic element may, in one embodiment, have a coercive field which is different to the coercive fields of the spin polarizer and spin analyser. In another embodiment, the coercive field of the additional magnetic element may be substantially the same as the coercive fields of the spin polarizer and spin analyser.

Preferably, the spin polarizer further comprises a first semiconductor element for transferring spin-polarized carriers into the base. Likewise, the spin analyser may further comprise a second semiconductor element for transferring spin-polarized carriers from the base.

The spin polarizer, or spin filter may be formed of a magnetic semiconductor material such as Cadmium Mercury Telluride, for example. Similarly, the semiconductor base may also include such a magnetic semiconductor material.

Preferably, the device is formed as a thin film structure.

According to a second aspect of the present invention, there is provided a method of fabricating a spin transistor, comprising the steps of: (a) forming a first region defining an emitter having a spin polarizer for spin-polarizing charge carriers to be injected from the emitter, and an emitter tunnelling barrier; (b) forming a second region defining a semiconductor base for receiving the spin-polarized charge carriers from the emitter via the emitter tunnel barrier; and (c) forming a third region defining a collector, the collector including a spin analyser for spin-analysing charge carriers received at the

- 6 -

collector from the base, wherein the base of the spin transistor thus fabricated is adjacent to the emitter tunnel barrier and the collector.

5 It should be appreciated that the order in which the steps (a) to (c) are carried out is not critical.

Preferably, the step of forming the third region defining the collector further comprises forming a collector tunnelling barrier between the said spin analyser and the semiconductor base, for removing the  
10 spin-polarized carriers from the said base. In that case, after the collector tunnelling barrier has been formed, the method may further comprise applying a breakdown voltage to the spin transistor, the breakdown voltage applied being of sufficient  
15 magnitude to cause breakdown of the collector tunnelling barrier into a Schottky barrier.

This method of forming a Schottky barrier between the base and collector is particularly advantageous. Indeed, the procedure is not restricted to the  
20 formation of a Schottky barrier in the spin transistor of the invention. The present invention thus also provides a method of forming a Schottky barrier, comprising forming a composite structure including a metallic layer, a tunnelling barrier layer and a  
25 semiconductive layer, the tunnelling barrier layer being formed between the said metallic layer and the said semiconductive layer; and applying a breakdown voltage to the said composite structure, the breakdown voltage being of sufficient magnitude to cause  
30 breakdown of the tunnelling barrier layer into a Schottky barrier layer.

An Ohmic interface may be formed by a similar technique. In yet a further aspect of the invention, there is provided a method of forming an Ohmic  
35 interface layer between a metallic and a semiconductive layer, comprising forming a composite structure including a metallic layer, a tunnelling

- 7 -

barrier layer and a heavily doped semiconductive layer, the tunnelling barrier layer being formed between the said metallic layer and the said heavily doped semiconductive layer; and applying a breakdown  
5 voltage to the said composite structure, the breakdown voltage being of sufficient magnitude to cause breakdown of the tunnelling barrier layer into an Ohmic interface layer.

By "heavily doped" it is meant that the  
10 semiconductive region has sufficient numbers of dopant ions that the Fermi energy is almost in the conduction band. This level of doping is referred to in the art as "p+" or "n+" doping. In that case, the interface layer becomes Ohmic. The technique is particularly  
15 advantageous in the formation of Ohmic contacts (electrodes) onto a silicon material.

Emitter, base and collector electrodes may be formed on the surfaces of the emitter, base and collector respectively. A base-tunnelling barrier may  
20 be formed between the base electrode and the base. In that case, a breakdown voltage may again be applied to cause breakdown of the base-tunnelling barrier into a further Schottky barrier.

When the semiconductor base is heavily doped,  
25 application of a breakdown voltage may cause the collector-tunnelling barrier to break down instead into an Ohmic barrier.

The invention may be put into practice in a number of ways, and one embodiment will now be  
30 described by way of example only and with reference to the following drawings in which:

Figure 1 shows a highly schematic diagram of a spin transistor embodying the present invention;

Figure 2 shows a schematic sectional view of the  
35 geometric layout of a spin transistor embodying the present invention;

Figure 3 shows a more detailed sectional view of



- 8 -

the geometric layer of the spin transistor of Figure 2;  
and

Figures 4a-4h show the stages in the fabrication  
of a further embodiment of the spin transistor in  
5 accordance with the present invention.

Referring to Figure 1, the basic functional  
features of a spin transistor 10 embodying the present  
invention are shown. The spin transistor 10 comprises  
three regions, which define an emitter 20, base 30 and  
10 collector 40. The emitter 20 comprises, in the  
simplified example of Figure 1, a spin polarizer 50  
and an emitter tunnelling barrier 60. The base is  
formed of a semiconductor material, in the preferred  
embodiment p-type doped silicon. The collector 40  
15 includes a spin analyser or filter 70, and a  
collector-tunnelling junction 80 between the base and  
the spin filter 70.

Typically, the spin polarizer 50 and spin filter  
70 are formed of a metallic ferromagnetic material  
20 such as nickel, iron, cobalt or permalloy (NiFe). More  
exotic materials, such as Heusler alloys, or colossal  
magnetoresistive materials such as manganites  
(e.g. LSMO) may be used. These materials have a  
different density of states of the Fermi energy for  
25 the "up" and "down" spins. This in turn means that  
there are different probabilities for tunnelling into  
and out of these materials, for the up spins and down  
spins respectively. The asymmetric density of states  
also translates into different channel mobilities for  
30 these materials.

Spin-polarized carriers from the spin polarizer  
50 enter the base 30 of the spin transistor 10 via the  
emitter-tunnelling barrier 60. The tunnelling barrier  
60 is typically an insulating metal oxide, such as  
35 aluminium oxide. There are several advantages to  
delivering the carriers into the base 30 via the  
tunnelling barrier. Firstly, since the silicon of the

- 9 -

base 30 abuts an insulator (the emitter tunnelling barrier 60), silicide formation is more easily avoided because compounding between the silicon of the base 30 and the metal oxide of the emitter-tunnelling barrier 60 is less likely to occur. Secondly, the tunnel barrier height and width may be readily varied during fabrication of the spin transistor (as discussed below), and the point of injection into the silicon band structure of the base 30 may be varied over a wide range whilst maintaining constant injection current density. Thus, the spin injection energy may be chosen to maximize the spin sensitivity of the spin transistor 10. Finally, at least in principle, the depolarizing effects and the conductivity differential effect which limit the size of the spin accumulation when Schottky barriers or Ohmic junctions are employed between the spin polarizer and the base may be avoided.

The junction between the collector 40 and the base 30, as shown in Figure 1, includes a collector tunnelling junction 80. The principles underlying this part of the spin transistor 10 are essentially the same as that discussed above governing the emitter/base junction. However, it is to be appreciated that the problems associated with the emitter/base junction in the prior art are not so problematical at the base/collector junction. Indeed, in order to obtain a reasonable voltage amplification, it is desirable that the spin transistor 10 should have a small output admittance, and in this case a Schottky barrier between the base and the spin filter 70 may be preferable. Tunnelling barriers are Ohmic, and the current obtained at the collector varies appreciably with the collector-emitter voltage. A good Schottky barrier, having few pinholes, will typically have a negligible transconductance ( $dI_c/dV_{ce}$ ).

It has been discovered that a good Schottky

- 10 -

barrier may be generated between the base 30 and spin filter 70 as follows. A collector tunnelling barrier 80 is first deposited upon the base 30, as described below. The spin filter 70 is then deposited on top of the collector tunnelling junction 80. By applying a pulse of static electricity, the fragile collector tunnelling barrier 80 may be destroyed. The resultant barrier is a diffusionless Schottky barrier. This particular method for forming a Schottky barrier is highly advantageous as it is simple, clinically clean and suppresses the formation of interface compounds in the initial fabrication, maintaining clean, uncontaminated interfaces. The discharge of static electricity forces metal fingers or whiskers into the silicon of the base 30 to form good Schottky contacts. A similar technique may be employed to form an Ohmic contact to the silicon base, for example to allow electrodes to be applied thereto. As before, an insulating layer, for example of aluminium oxide, is laid down, but this time on top of a very highly doped region of semiconductor. When a static pulse is applied, the resulting contact becomes Ohmic and not rectifying. Although the technique is particularly suitable for generating Ohmic electrode contacts, it can of course be employed to create an Ohmic interface between the spin filter 70 and base 30 if this is desirable.

Yet a further structure for receiving charge carriers from the base into the collector employs the concept of a ballistic collector. This is essentially a p-n junction between base and collector as in a conventional npn bipolar transistor, with the refinement that a very thin layer (one or two atomic layers - ie just enough to define a bandstructure) of ferromagnet is introduced into the base region just short of the collector p-n junction. The p material either side of this layer is contiguous by a tortuous

- 11 -

path to ensure that the p-bandstructure either side of the ferro layer is at the same height. The collected carriers pass ballistically through the thin ferro layer (which filters one spin polarisation preferentially) and are then collected by the p-n junction. The main problem with this type of base-collector interface is that it is difficult to fabricate.

In use, the spin transistor 10 operates by the injection of spin-polarized carriers into the base, across the emitter tunnelling barrier 60. The proportion of these carriers that are harvested by the collector is a function of the magnetic state of the collector 40, which acts as a spin filter.

Turning now to Figure 2, a schematic sectional view of the geometric layout of a spin transistor embodying the present invention is shown. As described in Figure 1, the device comprises an emitter 20, a collector 40 and a base 30. The structure is fabricated around a silicon on insulator (SOI) wafer 90 which, in the present example, comprises a thick (0.5mm) layer 100 of silicon. The silicon layer 100 is used only for providing mechanical strength to the structure, and may therefore be of indifferent quality. The SOI wafer 90 also includes an insulating silicon oxide layer 110, and a further base layer 120 formed of device quality silicon. The base layer 120 is typically around 200nm (2000 Angstroms) thick and forms the active regions of the device, in particular the base 30 of Figure 1. Commercially available SOI wafers may be obtained with the base layer 120 already doped to the required dopant concentration. It is also possible to purchase the SOI wafers with the base layer undoped, such that they may subsequently be doped by ion implantation according to more specific requirements.

The collector 40, base 30 and emitter 20 are

- 12 -

5 fabricated around the SOI wafer 90 in a manner to be described in connection with Figures 4a to 4h below. Emitter, base and collector electrodes 130, 140, 150 are bonded to the structure to allow contact to the spin transistor 10. It is to be noted that the emitter structure is formed in a "pit" within the SOI wafer 90, and this is an important feature of the spin transistor 10; the advantages will be explained, again in connection with Figures 4a to 4h.

10 Figure 3 shows a more detailed sectional view of the geometrical layout of the spin transistor 10 of Figure 2. Once again, it will be seen that the spin transistor includes three distinct regions, defining an emitter 20, a base 30 and a collector 40. The  
15 emitter is a multilayer structure formed within a pit on the SOI wafer 90. The base 30 and collector 40 are likewise multilayer structures, formed on the opposite side of the SOI wafer 90.

20 More specifically, the spin transistor 10 of Figure 3 includes an SOI wafer 90 having a silicon layer 100, a device quality base layer 120 and an insulating silicon oxide layer 110 sandwiched between the two. A pit is formed through the silicon layer 100 and silicon oxide layer 110 of the SOI wafer 90,  
25 as seen in Figure 3. An insulating layer of aluminium oxide is laid down in the base of that pit and along the side walls thereof, to form the emitter tunnelling barrier 60. A 30nm layer 160 of cobalt is formed on top of the aluminium oxide layer within the pit, and a  
30 1 micron thickness layer 170 of aluminium is formed on top of the cobalt to allow electrical connection to the device.

35 On the upper side of the device, a heavily-doped region 180 is formed in the base layer 120. A base structure 30 is then formed on top of that, the base structure comprising a further cobalt layer 190 and a further aluminium layer 200. The further cobalt and

- 13 -

aluminium layers 190, 200 are spaced from the upper surface of the base layer 120 by an insulating layer 210 of silicon oxide over a proportion of their width, but the cobalt layer 190 directly contacts the base layer 120.

The collector is formed in a similar manner, with further cobalt and aluminium layers 220, 230 being spaced, along a part of their length, from the base layer 120, again using the insulating layer of silicon oxide 210, but again with a proportion of the width of the cobalt directly contacting the base layer 120.

A process for fabricating a spin transistor in accordance with a preferred embodiment of the present invention will now be described with reference to Figures 4a to 4h.

Referring first to Figure 4a, a silicon-on-insulator (SOI) wafer 100 is shown. This is in the form it might be received when purchased commercially. The SOI wafer 90, as previously described, includes a 0.5mm thick layer of silicon 100, an insulating layer of silicon oxide 110, and a base layer 120 which is approximately 200 nanometers (2000 angstrom) thick and is formed of device quality p-typed doped silicon.

The first step in the process is the formation of a "pit" 240 in the underside of the SOI wafer 90. The pit is etched through the silicon layer 100 and the silicon oxide layer 110 to expose the under-surface of the base layer 120. The preferred method of forming the pit, which as shown in Figure 4b is generally concave in shape, is to employ photolithography followed by a wet etch. The etch is programmed to stop when it is detected that the underside of the base layer 120 has been exposed.

As with other fabricated silicon devices, the resulting structure may be "vertical" or "lateral". It is important to keep the physical separation of the emitter 40 and base 30 as small as possible, in the

- 14 -

present case, in order to reduce carrier storage in the base, keep the frequency response high, reduce recombination in the base which curtails the gain of the spin transistor 10, and to keep the base path length less than the spin diffusion length, the latter being the characteristic length scale on which the spins depolarize. It is for this reason that the vertical structure, using the pit 240, is preferred.

Having etched the pit 240 into the underside of the SOI wafer 90, the doped silicon base layer 120 is next etched. This isolates a region 250 of the base layer 120 surrounding the pit 240, as shown in Figure 4c. In the preferred embodiment, photolithography and a wet etch are employed. Although this is the preferred technique, a dry etch or a reactive ion etch could be used instead.

Next, and as shown in Figure 4d, a region 180 of the base region 250 is subjected to a boron ion beam which increases the doping concentration of the base region 250 at that point to form a heavily doped region 180. After that, a silicon oxide insulating layer 185 is sputter deposited onto the top of the base layer 120 to cover the base region 250.

A lithography process, followed by a wet etch is then employed to cut back the silicon oxide layer 185 as shown in Figure 4e.

The upper surface (as seen in Figure 4f) of the base region 250 is cleaned using a plasma treatment, to strip off any oxidised silicon. A light scour from an ion beam, or the application of HF could also be used instead. Immediately following the cleaning step, aluminium is deposited upon the upper surface of the device to coat the silicon oxide insulating layer and the upper surface of the base upper 250. After that, the device is exposed to a partial pressure of oxygen for 30 seconds, so that an aluminium oxide layer 260 is produced, for use in the formation of, for example,

- 15 -

a tunnelling junction barrier or Schottky barrier between the base and collector. This is in contrast to the device of Figure 3, which has no aluminium oxide layer in the base or collector regions. The aluminium in the device of Figures 4a-4h is laid down to a thickness such that the resulting aluminium oxide is approximately 10-15 Angstroms (1-1.5 nm) thick.

The oxygen is immediately pumped out after the 30 second treatment and a 30 nm thick layer of cobalt is evaporated or sputter deposited onto the aluminium oxide layer 260, as seen in Figure 4g. After that, an aluminium layer is deposited upon the cobalt layer to a thickness of 1 micron, and photolithography is subsequently used, followed by a wet etch, to form two separate regions. The first region, constituted by a cobalt layer 290 and an aluminium layer 320, forms a collector region, and the cobalt layer 290 acts as the spin filter 70 of Figure 1. A second region constitutes a base contact region and is made up of a base cobalt layer 300 and an aluminium layer 330. The surface area of the collector cobalt layer 290 in contact with the aluminium oxide layer 260 is approximately 25 microns x 25 microns. The surface area of the base cobalt layer 300 is approximately 15 microns x 15 microns.

A similar technique to that described in connection with Figures 4f and 4g is then employed to lay down the emitter region. The underside of the base region 250 is cleaned using a plasma mill or etch, and aluminium is then deposited across this and into the pit 240. The aluminium is oxidised in a partial pressure of oxygen for 30 seconds to form an aluminium oxide layer 280, approximately 10-15 Angstroms (1-1.5 nm) thick. The aluminium oxide layer 280 forms the tunnelling junction barrier 60 shown in Figure 1. Cobalt and aluminium are then successively sputter deposited onto the aluminium oxide layer 280, to form



- 16 -

an emitter cobalt layer 310 and an emitter aluminium layer 340 respectively.

5 The approximate surface area of the emitter cobalt layer 310, where it is formed in the upper, horizontal part of the pit 240 (Figure 4h) is approximately 60 microns x 60 microns. This part of the emitter cobalt layer 310 forms the spin polarizer 50 of Figure 1.

10 The aluminium layers 320, 330, 340 are preferable to allow external contacts to the spin transistor 10 to be made. This is because ultrasonic bonds may readily be formed. However, it is to be understood that gold films may also be satisfactorily bonded to gold wire by thermal compression bonding, and, instead  
15 of collector, base and emitter aluminium layers 320, 330 and 340, gold could be deposited instead.

Collector, base and emitter electrodes 350, 360 and 370 are finally bonded onto the collector, base and emitter aluminium layers 320, 330 and 340  
20 respectively.

As previously explained, the critical dimensions in the spin transistor 10 of Figure 4h are the vertical dimensions, which are governed by the thickness of the base layer 120. The lateral scales of  
25 the spin transistor 10 of Figure 4h are readily obtainable using optical lithography.

A further embodiment of a spin transistor may be fabricated by reducing the dimensions of the base region. At a certain point, the capacitance of the  
30 base region becomes so small that addition of a single electron raises its electrostatic energy by an amount large compared with the average thermal quantum ( $kT$ , where  $k$  is the Boltzmann constant and  $T$  is the absolute temperature), and this gives rise to  
35 additional spin-dependent effects, including the possibility of a spin accumulation in the base region 250. The spin effects are reflected in quantization of

- 17 -

the transconductance of the device. Such devices are, however, relatively complex, owing to the double band structure in the base, and the role of increased combination time which is a consequence of the reduced dimensionality, and also require high resolution techniques to fabricate because of the very small size of base region that is required. Electron beam lithography, or a focussed ion beam (acting as an ion mill) might then be employed.

5  
10 A further variation on the single electron device is realized by applying a static electricity pulse to the tunnelling junction barrier, as described previously, to form small metallic islands at the semiconductor interface. This provides a coulomb  
15 blockaded spin tunnel transistor.

Whilst a number of embodiments of the invention have been described, it will be appreciated that various modifications may be made. For example, although each of the described embodiments are three  
20 terminal devices, four or more terminal devices may be fabricated using the same principles. Therefore, the scope of protection is to be determined solely by the following claims.

**CLAIMS:**

1. A spin transistor comprising a first region defining an emitter, a second region defining a semiconductor base, and a third region defining a collector, wherein:

the emitter includes a spin polarizer for spin-polarizing charge carriers to be injected from the emitter to the base; and

the collector includes a spin filter for spin-filtering charge carriers received at the collector from the base;

characterised in that the emitter further includes a tunnelling barrier arranged to tunnel inject the spin-polarized charge carriers into the semiconductor base.

2. The spin transistor of claim 1, in which the collector further includes a second tunnelling barrier for removal of the spin-polarized carriers from the semiconductor base.

3. The spin transistor of claim 1, in which the collector further includes a Schottky barrier for removal of the spin-polarized carriers from the semiconductor base.

4. The spin transistor of claim 1, in which the collector further includes an Ohmic interface for removal of the spin-polarized carriers from the semiconductor base.

5. The spin transistor of claim 1, in which the collector further includes a p-n semiconductor junction for removal of the spin-polarized carriers from the semiconductor base.

- 19 -

6. The spin transistor of any preceding claim, in which the spin polarizer is formed of a spin asymmetric material.

5           7. The spin transistor of claim 6, in which the spin polarizer further comprises a first semiconductor element for transferring spin polarized carriers into the base.

10           8. The spin transistor of any preceding claim, in which the spin filter is formed of a spin asymmetric material.

15           9. The spin transistor of claim 8, in which the spin filter further comprises a second semiconductor element for transferring spin-polarized carriers from the base.

20           10. The spin transistor of claim 8 when dependent upon claim 6, in which the spin polarizer is differentially switchable with respect to the spin filter by the application of an external magnetic field.

25           11. The spin transistor of any one of claims 6 to 10, in which the spin asymmetric material includes a ferromagnetic material.

30           12. The spin transistor of claim 11, in which the ferromagnetic material is Cobalt.

13. The spin transistor of any preceding claim, in which the base includes a further magnetic element.

35           14. The spin transistor of claim 13, in which the spin polarizer and spin filter have first and second coercive fields and the further magnetic

- 20 -

element has a third coercive field which is differs from at least one of the first and second coercive fields.

5           15. The spin transistor of any preceding claim, in which the emitter tunnelling barrier is formed of Aluminium Oxide.

10           16. The spin transistor of any preceding claim, in which the emitter and collector are respectively formed on first and second opposing faces of a doped semiconductor layer of a silicon-on-insulator (SOI) wafer, the doped semiconductor layer constituting at least a part of the said semiconductor base.

15           17. The spin transistor of claim 16, in which the SOI wafer further includes a substrate layer having a recess formed therein, the emitter being formed at least partly within the recess so as to abut  
20           the first opposing face of the doped semiconductor layer, the collector abutting the second opposing face thereof.

25           18. A method of fabricating a spin transistor, comprising the steps of:

- 30           (a) forming a first region defining an emitter having a spin polarizer for spin-polarizing charge carriers to be injected from the emitter, and an emitter tunnelling barrier;
- (b) forming a second region defining a semiconductor base for receiving the spin-polarized charge carriers from the emitter via the emitter tunnel barrier; and
- 35           (c) forming a third region defining a collector, the collector including a spin filter for spin-filtering charge carriers received at the collector from the base;

- 21 -

wherein the base of the spin transistor thus fabricated is adjacent the emitter tunnelling barrier and the collector.

5           19. The method of claim 18, in which the step of forming the third region defining the collector further comprises forming a collector tunnelling barrier between the said spin filter and the semiconductor base for removing the spin-filtering  
10 carriers from the said base.

          20. The method of claim 19, further comprising, after forming the said collector tunnelling barrier, the step of applying a breakdown voltage to the said  
15 spin transistor, the breakdown voltage applied being of sufficient magnitude to cause breakdown of the collector tunnelling barrier into a Schottky barrier.

          21. The method of claim 19, in which the  
20 semiconductor base includes a heavily doped region, the method further comprising, after the said step of forming a collector tunnelling barrier, applying a breakdown voltage to the said spin transistor, the breakdown voltage applied being of sufficient  
25 magnitude to cause breakdown of the collector tunnelling barrier into an Ohmic interface.

          22. The method of any one of claims 18 to 21, further comprising forming emitter, base and collector  
30 electrodes on the surfaces of the said emitter, base and collector respectively.

          23. The method of claim 22, further comprising forming a base-tunnelling barrier between the said  
35 base electrode and the said base.

          24. The method of claim 23, further comprising,

- 22 -

after the said step of forming a base-tunnelling barrier, applying a breakdown voltage to the said spin transistor, the breakdown voltage applied being of sufficient magnitude to cause breakdown of the base-tunnelling barrier into a Schottky barrier.

24. The method of claim 22, in which the semiconductor base includes a heavily doped region, the method further comprising, after the said step of forming a base-tunnelling barrier, applying a breakdown voltage to the said spin transistor, the breakdown voltage applied being of sufficient magnitude to cause breakdown of the base-tunnelling barrier into an Ohmic interface.

25. The method of any one of claims 18 to 24, in which the spin transistor is fabricated upon a silicon-on-insulator (SOI) wafer comprising a substrate layer, and a doped silicon layer having first and second opposing faces and defining the semiconductor base in the fabricated spin transistor, the method further comprising:

forming a recess in the said substrate layer, the recess extending through the substrate layer to the first opposing face of the doped silicon layer;

forming the emitter at least partly within the recess; and

forming the collector at least partly on the said second opposing face.

26. The method of claim 25, further comprising forming a base electrical contact with the doped silicon layer, on the said second opposing face thereof.

27. A spin transistor substantially as herein described with reference to and as shown in the

- 23 -

accompanying drawings.

28. A method of fabricating a spin transistor  
substantially as herein described with reference to  
5 and as shown in the accompanying drawings.



FIG. 1.







FIG. 2.






**SUBSTITUTE SHEET (RULE 26)**

FIG. 4a.








FIG. 4d.




FIG. 4e.







FIG. 4f.




FIG. 4g.




FIG. 4h.

